												REVIS	SIONS								
				Ľ	LTR DESCRIPTION			ION DATE					APPROVED								
Prepared	in accor	dance	with AS	ME Y1	14.24												Ve	endor i	item dı	rawing	ı
DEV	 			i	1	İ	1	1	1	İ		1	1	l	İ	1	1	1	1	1	1
PAGE																					
PAGE		+		1														-			
		+.	REV																		
REV STA			PAGE		1	2	3	4	5	6	7	8	9	10	11	12		-			+
		'		EDAD	l 1 ED BY		3	4	Э	ס		Ö						ידים	\ <u></u>		1
PMIC N/A	4		PK	EPAK		Phu H.	Nguy	en								AND OHIO			VIE ∙3990		
Original d	late of dr	awing	СН	ECKE		Phu H.	Nguy	en			TIT									_	
		Phu H. Nguyen PPROVED BY Thomas M. Hess					MICROCIRCUIT, DIGITAL, NONVOLATILE MEMORY, DUAL 1024-POSITION DIGITAL POTENTIOMETER, MONOLITHIC SILICON														
			s	IZE	COL	E IDE	NT. N	0.				G NO.			•						
				A				236			V62/11605										
			RE	v	1						PAGE 1 OF 12										
											<u> </u>										

AMSC N/A 5962-V015-11

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance non volatile memory, dual 1024-position digital potentiometer microcircuit, with an operating temperature range of -40°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer,s PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

 V62/11605
 01
 X
 B

 Drawing number
 Device type (See 1.2.1)
 Case outline (See 1.2.2)
 Lead finish (See 1.2.3)

1.2.1 Device type(s).

Device typeGenericCircuit function01AD5235-EPNonvolatile memory, dual 1024-position digital potentiometer

1.2.2 <u>Case outline(s)</u>. The case outlines are as specified herein.

 Outline letter
 Number of pins
 JEDEC PUB 95
 Package style

 X
 16
 JEDEC MO-153
 Small outline Package

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator

A Hot solder dip
B Tin-lead plate
C Gold plate
D Palladium
E Gold flash palladium
Z Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/11605
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

Voltage referenced :

Current referenced, IA, IB, IW:

Lead temperature, soldering:

2. APPLICABLE DOCUMENTS

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

JEDEC STD 22 – Electrically Erasable Programmable ROM (EEPROM) Program/Erase endurance and data retention

test method A117

JEDEC STD 51-2 – Integrated Circuits Thermal Test Method Environment Conditions – Natural Convection (Still Air)

(Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http://www.jedec.org)

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

^{3/} Includes programming of nonvolatile memory.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11605
COLUMBUS, OHIO	A	16236	
		REV	PAGE 3

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B and W terminals at a given resistance.

- 3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.
- 3.5 <u>Diagrams</u>.
- 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 Functional block diagram. The functional block diagram shall be as shown in figure 3.
- 3.5.4 <u>Timing diagrams</u>. The timing diagrams shall be as shown in figure 4 and 5.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/11605
		REV	PAGE 4

TABLE I. <u>Electrical performance characteristics</u>. <u>1</u>/

Test	Symbol	Test conditions	Lin	Unit	
		<u>2</u> /	Min	Max	
		unless otherwise specified			
DC characteristic-RHEOSTAT mode	(All RDACs)				
Resistor differential nonlinearity <u>4</u> /	R-DNL		-2	+2	LSB
Resistor integral nonlinearity 4/	R-INL		-4	+4	LSB
Nominal resistor tolerance	$\Delta R_{AB}/R_{AB}$		-30	+30	%
Resistance temperature coefficient	$(\Delta R_{AB}/R_{AB})\Delta T \times 10^6$		35	TYP	ppm/°C
Wipe resistance	R_W	$I_W = 1 \text{ V/R}_{WB}, V_{DD} = 5 \text{ V}, \text{ code} = \text{half scale}$		100	Ω
		$I_W = 1 \text{ V/R}_{WB}$, $V_{DD} = 3 \text{ V}$, code = half scale	200	TYP	
Nominal resistance match	R _{AB1} /R _{AB2}	Code = full scale, T _A = 25°C			%
DC characteristics - Potentiometer of	divider mode (All RI	DACs)			
Resolution	N			10	
Differential nonlinearity <u>5</u> /	DNL		-2	+2	LSB
Integral nonlinearity <u>5</u> /	INL		-4	+4	LSB
Voltage divider temperature	$(\Delta V_W/V_W)\Delta T x$	Code = half scale	15	TYP	ppm/°C
coefficient	10 ⁶				
Full scale error	V _{WFSE}	Code = full scale	-9	0	LSB
Zero scale error	V_{WZSE}	Code = zero scale	0	5	LSB
Resistor terminals					
Terminal voltage range 6/	V_A, V_B, V_W		V_{SS}	V_{DD}	V
Capacitance Ax, Bx 7/	C _A , C _B	f = 1 MHz, measured to GND,		TYP	pF
Capacitance Wx 7/	Cw	code = half scale 80 TY		TYP	
Common mode leakage current 7/ 8/	I _{CM}	$V_W = V_{DD}/2$		±2	μΑ
Digital inputs and outputs					
Input logic high	V_{IH}	With respect to GND, V _{DD} = 5 V	2.4		V
Input logic low	V_{IL}	With respect to GND, V _{DD} = 5 V		8.0	
Input logic high	V _{IH}	With respect to GND, V _{DD} = 3 V	2.1		
Input logic low	V_{IL}	With respect to GND, V _{DD} = 3 V		0.6	
Input logic high	V _{IH}	With respect to GND, $V_{DD} = +2.5 \text{ V}$, $V_{SS} = -2.5 \text{ V}$	2.0		
Input logic low	V_{IL}	With respect to GND, V_{DD} = +2.5 V, V_{SS} = -2.5 V		0.5	
Output logic high (SDO, RDY)	V _{OH}	$R_{PULL-UP}$ = 2.2 k Ω to 5 V	4.9		
Output logic low	V _{OL}	$I_{OL} = 1.6 \text{ mA}, V_{LOGIC} = 5 \text{ V}$		0.4	
Input current	I _{IL}			±2.25	μΑ
Input capacitance 7/	C _{IL}		5 T	ΥP	pF
Power supplies					
Single supply power range	V_{DD}	V _{SS} = 0 V	3.0	5.5	V
Dual supply power range	V _{DD} /V _{SS}		±2.25	±2.25	V
Positive supply current	I _{DD}	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		8	μΑ
Negative supply current	Iss	V_{IH} = V_{DD} or V_{IL} = GND, V_{DD} = +2.5 V, V_{SS} = -2.5 V		7	μA
CEMEN store made surrent	I _{DD(store)}	$V_{IH} = V_{DD}$ or $V_{IL} = GND$, $V_{SS} = GND$, $I_{SS} \approx 0$	35	TYP	mA
EEMEM store mode current	I _{SS(store)}	V _{DD} = +2.5 V, V _{SS} = -2.5 V		TYP	mA
EENEM restore reside surrent C'	I _{DD(restore)}	$V_{IH} = V_{DD}$ or $V_{IL} = GND$, $V_{SS} = GND$, $I_{SS} \approx 0$	0.3	9	mA
EEMEM restore mode current <u>9</u> /	I _{SS(restore)}	$V_{DD} = +2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$	-0.3	-9	mA
Power dissipation 10/	P _{DISS}	, 55		50	μW
Power supply sensitivity 7/	P _{SS}			0.01	%/%

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/11605
		REV	PAGE 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Test conditions	Li	Unit	
		<u>2</u> /		Min Max	
		unless otherwise specified			
Dynamic characteristics 7/ 11/			1		
Bandwidth	BW	$-3 \text{ dB}, V_{DD}/V_{SS} = \pm 2.5 \text{ V}$	125	TYP	kHz
Total harmonic distortion	THD _W	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}$	0.05	TYP	%
V _W settling time	ts	$V_A = V_{DD}$, $V_B = 0$ V, $V_W = 0.50\%$ error band, Code 0x000 to code 0x200	4	TYP	μs
Resistor noise density	e _{N_WB}	T _A = 25°C	20	TYP	nV/√Hz
Crosstalk (C _{W1} /C _{W2})	C _T	$V_A = V_{DD}$, $V_B = 0$ V, measured V_{W1} with V_{W2} making full scale change	90	TYP	nV-s
Analog crosstalk	C _{TA}	$V_{DD} = V_{A1} = +2.5 \text{ V}, V_{SS} = V_{B1} = -2.5 \text{ V},$ measured V_{W1} with $V_{W2} = 5 \text{ Vp-p@f} = 1 \text{ kHz},$ Code 1 = 0x200, code 2 = 0x3FF	-81		dB
Interface timing and EEMEM reliability ch	aracteristic	s <u>12</u> /			
Clock cycle time (t _{CYC})	t ₁		20		ns
CS setup time	t ₂		10		ns
CLK shut down time for $\overline{\text{CS}}$ rise	t ₃		1		tcyc
Input clock pulse width	t4, t5	Clock level high or low	10		ns
Data setup time	t ₆	From positive CLK transition	5		
Data hold time	t ₇	From positive CLK transition	5		
CS to SDO-SPI line acquire	t ₈			40	
CS to SDO-SPI line release	t ₉			50	
CLK to SDO propagation delay 13/	t ₁₀	$R_P = 2.2 \text{ k}\Omega, C_L < 20 \text{ pF}$		50	
CLK to SDO data hold time	t ₁₁	$R_P = 2.2 \text{ k}\Omega, C_L < 20 \text{ pF}$	0		
CS high pulse width 14/	t ₁₂		10		
$\overline{\text{CS}}$ high to $\overline{\text{CS}}$ high $\underline{14}$ /	t ₁₃		4		t _{CYC}
RDY rise to CS fall	t ₁₄		0		ns
CS rise to RDY fall time	t ₁₅			0.3	ms
Store/Read EEMEM time 15/	t ₁₆	Applies to instruction 0x2, 0x3, and 0x9	30	TYP	ms
CS rise to clock rise/Fall setup	t ₁₇		15		ns
Preset pulse width (Asynchronous) 16/	t _{PRW}		50		ns
Preset response time to wiper setting 16/	t _{PRESP}	PRpulsed low to refresh wiper positions	140 TYP		μs
Power ON EEMEM restore time 16/	t _{EEMEM}		140	TYP	μs
Flash/EE memory reliability					
Endurance <u>17</u> /			100		kCycles
Data retention <u>18</u> /			100	TYP	Years


See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/11605
		REV	PAGE 6

TABLE I. Electrical performance characteristics - Continued.

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- $\underline{2}$ / V_{DD} = 3 V to 5.5 V, V_{SS} =0; V_{DD} = 2.5 V, V_{SS} = -2.5 V, V_{A} = V_{DD} , V_{B} = V_{SS} , -40°C < T_{A} < 125°C (unless otherwise noted). The part can be operated at 2.7 V single supply, except from 0°C to -40°C, where a minimum of 3 V is needed.
- 3/ Typicals (TYP) represent average readings at 25°C and V_{DD} = 5V.
- 4/ Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. $I_W \sim 50$ μA for $V_{DD} = 2.7$ V and $I_W \sim 400$ μA for $V_{DD} = 5$ V.
- $\underline{5}$ / INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = V_{SS}$. DNL specification limits of ±1 LSB maximum guaranteed monotonic operating conditions.
- 6/ Resistor terminal A, Resistor terminal B, and resistor terminal W has no limitations on polarity with respect to each other. Dual supply operation enables ground-referenced bipolar signal adjustment.
- 7/ Guaranteed by design and not subject to production test.
- 8/ Common mode leakage current is a measure of the dc leakage from any terminal A, terminal B, or terminal W to a common mode bias level of V_{DD}/2.
- 9/ EEMEM response mode current is not continuous. Current is consumed while EEMEM locations are read and transferred to the RDAC register. To minimize power dissipation, on a NOP, instruction 0 (0x0) should be issued immediately after instruction 1 (0x1).
- $\underline{10}$ / P_{DISS} is calculated from (I_{DD} x V_{DD}) + (I_{SS} x V_{SS}).
- $\underline{11}$ / All dynamic characteristics use V_{DD} = +2.5 V and V_{SS} = -2.5 V.
- $\overline{12}$ / Guaranteed by design and not subject to production test. See the timing diagrams section for the location of measured values. All input control voltages are specified with $t_R = t_F = 2.5$ ns (10% to 90% of 3 V) and timed from a voltage level 0f 1.5 V. Switching characteristics are measured using both $V_{DD} = 3$ V and $V_{DD} = 5$ V.
- 13/ Propagation delay depends on the value of VDD, RPULL-UP, and CL.
- 14/ Valid for commands that do not activate the RDY pin.
- 15/ RDY pin low only for Instruction 2, Instruction 3, Instruction 9, Instruction 10, and the \overline{PR} hardware pulse; CMD_8 ~ 1; CMD 9, CMD 10 ~ 0.1 ms; CMD 2, CMD 3 ~ 20 ms. device operation at T_A = -40°C and V_{DD} < 3 V extends the save time to 35 ms.
- 16/ Not shown in FIGURE 4 and FIGURE 5.
- 17/ Endurance is qualified to 100,000 cycles per JEDEC standard 22, method A117 and measured at -40°C, +25°C, and +85°C; typical endurance at +25°C is 700,000 cycles.
- 18/ Retention life time equivalent at junction temperature (T_J) = 55°C per JEDEC standard 22, method A117. Retention lifetime based on an activation energy of 0.6 eV derates with junction temperature in the Flash/EE memory.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11605
COLUMBUS, OHIO	A	16236	
		REV	PAGE 7



Dimensions								
Symbol	Millim	eters	Symbol	Millimeters				
	Min	Max		Min	Max			
Α		1.20	Е	4.30	4.50			
A1	0.05	0.15	E1	6.40 TYP				
b	0.19	0.30	е	0.65 BSC				
С	0.09	0.20	L	0.45	0.75			
D	4.90	5.10		•	•			

FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11605
COLUMBUS, OHIO	A	16236	
		REV	PAGE 8

Case outline X

Pin No.	Mnemonic	Description
1	CLK	Serial Input Register Clock. Shifts in one bit at a time on positive clock edges.
2	SDI	Serial Data Input. Shifts in one bit at a time on positive clock CLK edges. MSB loads first.
3	SDO	Serial Data Output. Serves readback and daisy-chain functions. Command 9 and Command 10 activate the SDO output for the readback function, delayed by 24 or 25 clock pulses, depending on the clock polarity before and after the data-word (see Figure 2 and Figure 3). In other commands, the SDO shifts out the previously loaded SDI bit pattern, delayed by 24 or 25 clock pulses depending on the clock polarity (see Figure 2 and Figure 3). This previously shifted out SDI can be used for daisy-chaining multiple devices. Whenever SDO is used, a pull-up resistor in the range of 1 k Ω to 10 k Ω is needed.
4	GND	Ground Pin, Logic Ground Reference.
5	V _{SS}	Negative Supply. Connect to 0 V for single-supply applications. If V_{SS} is used in dual supply, it must be able to sink 35 mA for 30 ms when storing data to EEMEM.
6	A1	Terminal A of RDAC1.
7	W1	Wiper terminal of RDAC1.ADDR(RDAC1)=0x0.
8	B1	Terminal B of RDAC1.
9	B2	Terminal B of RDAC2.
10	W2	Wiper terminal of RDAC2.ADDR(RDAC2)=0x1.
11	A2	Terminal A of RDAC2.
12	V_{DD}	Positive Power Supply.
13	WP	Optional Write Protect. When active low, \overline{WP} prevents any changes to the present contents, except \overline{PR} strobe. CMD_1 and COMD_8 refresh the RDAC register from EEMEM. Execute a NOP instruction before returning to \overline{WP} high. Tie \overline{WP} to V_{DD} , if not used.
14	PR	Optional Hardware Override Preset. Refreshes the scratchpad register with current contents of the EEMEM register. Factory default loads midscale 512 $_{10}$ until EEMEM is loaded with a new value by the user. \overline{PR} is activated at the logic high transition. Tie \overline{PR} to V_{DD} , if not used.
15	CS	Serial Register Chip Select Active Low. Serial register operation takes place when $\overline{\text{CS}}$ returns to logic high.
16	RDY	Ready. Active high open-drain output. Identifies completion of Instruction 2, Instruction 3, Instruction 8, Instruction 10, and \overline{PR} .

FIGURE 2. <u>Terminal connections</u>.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/11605
		REV	PAGE 9





FIGURE 3. Functional block diagram.


DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11605
COLUMBUS, OHIO	A	16236	
		REV	PAGE 10



NOTES:

The extra bit that is not defined is normally the LSB of the character previously transmitted.
 The CPOL = 1 microcontroller command aligns the incoming data to the positive edge of the clock.

FIGURE 4. Timing diagram.



NOTES:

The extra bit that is not defined is normally the MSB of the character just received.
 The CPOL = 0 microcontroller command aligns the incoming data to the positive edge of the clock.

FIGURE 5. Timing diagram.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/11605
		REV	PAGE 11

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

- 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6. NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item.

Vendor item drawing administrative control number 1/	Device manufacturer CAGE code	Vendor part number
V62/11605-01XB	24355	AD5235BRU25-EP-RL7

The vendor item drawing establishes an administrative control number for 1/ identifying the item on the engineering documentation.

CAGE code Source of supply

24355 **Analog Devices**

Rt 1 Industrial Park PO Box 9106 Norwood, MA 02062

Point of contact: 7910 Triad Center Drive

Greensboro, NC 27409-9605

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/11605
		REV	PAGE 12